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Abstract
A framework for the elicitation and debugging of formal specifications for Cyber-Physical Systems is presented.
The elicitation of specifications is handled through a graphical interface. Two debugging algorithms are presented.
The first checks for erroneous or incomplete temporal logic specifications without considering the system. The second
can be utilized for the analysis of reactive requirements with respect to system test traces. The specification debugging
framework is applied on a number of formal specifications collected through a user study. The user study establishes
that requirement errors are common and that the debugging framework can resolve many insidious specification
errors1.
I. INTRODUCTION
Testing and verification of Cyber-Physical Systems (CPS) is important due to the safety critical applications of
CPS such as medical devices and transportation systems. It has been shown that utilizing formal specifications can
lead to improved testing and verification [24], [32], [45], [33]. However, developing formal specifications using
logics is a challenging and error prone task even for experts who have formal mathematical training. Therefore, in
practice, system engineers usually define specifications in natural language. Natural language is convenient to use
in many stages of system development, but its inherent ambiguity, inaccuracy and inconsistency make it unsuitable
for use in defining specifications.
To assist in the elicitation of formal specifications, in [30], [31], we presented a graphical formalism and the
corresponding tool VISPEC that can be utilized by users in both academia and industry. Namely, a user-developed
graphical input is translated to a Metric Interval Temporal Logic (MITL) formula. The formal specifications in
MITL can be used for testing and verification with tools such as S-TALIRO [5] and Breach [21].
In [31], the tool was evaluated through a usability study which showed that VISPEC users were able to use
the tool to elicit formal specifications. The usability study results also indicated that in a few cases the developed
specifications were incorrect. This raised two questions. First, are these issues artifacts of the graphical user interface?
Second, can we automatically detect and report issues with the requirements themselves?
We have created an on-line survey2 to answer the first question. Namely, we conducted a usability study on
MITL by targeting users with working knowledge in temporal logics. In our on-line survey, we tested how well
formal method users can translate natural requirements to MITL. That is, given a set of requirements in natural
language, users were asked to formalize the requirements in MITL. The study is ongoing but preliminary results
indicate that even users with working knowledge of MITL can make errors in their specifications.
For example, for the natural language specification “At some time in the first 30 seconds, the vehicle speed (v)
will go over 100 and stay above 100 for 20 seconds”, the specification ϕ = 3[0,30]((v > 100)⇒ 2[0,20](v > 100))
was provided as an answer by a user with formal logic background. Here, 3[0,30] stands for “eventually within 30
time units” and 2[0,20] for “always from 0 to 20 time units”. However, the specification ϕ is a tautology!, i.e. it
1This is the Extended Technical Report of the following ACM-TECS journal paper [19] with minor updates in Tables V and VI.
2The on-line anonymous survey is available through: http://goo.gl/forms/YW0reiDtgi
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evaluates to true no matter what the system behavior is and, thus, the requirement ϕ is invalid. This is because, if
at some time t between 0 and 30 seconds the predicate (v > 100) is false, then the implication (⇒) will trivially
evaluate to true at time t and, thus, ϕ will evaluate to true as well. On the other hand, if the predicate (v > 100) is
true for all time between 0 and 30 seconds, then the subformula 2[0,20](v > 100) will be true at all time between
0 and 10 seconds. This means that the subformula (v > 100)⇒ 2[0,20](v > 100) is true at all time between 0 and
10 seconds. Thus, again, ϕ evaluates to true, which means that ϕ is a tautology.
This implies that specification issues are not necessarily artifacts of the graphical user interface and that they can
happen even for users who are familiar with temporal logics. Hence, specification elicitation can potentially become
an issue as formal and semi-formal testing and verification methods and tools are being adopted by industry. This is
because specification elicitation can be performed by untrained users. Therefore, effort can be wasted in checking
incorrect requirements, or even worse, the system can pass the incorrect requirements. Clearly, this can lead to a
false sense of system correctness, which leads us to the second question: What can be done in an automated way
to prevent specification errors in CPS?
In this work, we have developed a specification debugging framework to assist in the elicitation of formal
requirements. The specification debugging algorithm identifies some of the logical issues in the specifications, but
not all of them. Namely, it performs the following:
1) Validity detection: the specification is unsatisfiable or a tautology.
2) Redundancy detection: the formula has redundant conjuncts.
3) Vacuity detection: some subformulas do not affect the satisfiability of the formula.
Redundancy and vacuity issues usually indicate some misunderstanding in the requirements. As a result, a wide
class of specification errors in the elicitation process can be corrected before any test and verification process is
initiated. However, some specification issues cannot be detected unless we consider the system, and test the system
behaviors with respect to the specification. We provide algorithms to detect specification vacuity with respect to
system traces in order to help the CPS developer find more vacuity issues during system testing. Our framework
can help developers correct their specifications as well as finding more subtle errors during testing.
This paper is an extended version of the conference paper that appeared in MEMOCODE 2015 [18].
Summary of Contributions:
1) We present a specification debugging algorithm for a fragment of MITL [3] specifications.
2) Using (1) we provide a debugging algorithm for Signal Temporal Logic Specifications [40].
3) We extend Linear Temporal Logic (LTL) [16] vacuity detection algorithms [14] to real-time specifications in
MITL.
4) We formally define signal vacuity and we provide an algorithm to detect the system traces that vacuously
satisfy the real-time specifications in MITL.
5) We present experimental results on specifications that typically appear in requirements for CPS.
The above contributions can help us address and solve some of the logical issues which may be encountered when
writing MITL specifications. In particular, we believe that our framework will primarily help users with minimal
training in formal requirements who use graphical specification formalisms like VISPEC [31]. The users of VISPEC
can benefit from our feedback and fix any reported issues. In addition, we can detect potential system-level issues
using algorithms to determine specification vacuity with respect to system traces during testing.
In this paper, the new results over the conference version of the paper [18] concern item (4) in the list above
and are presented in Sections VI, VII-C, VII-D, and Appendix X. In addition, we have expanded some examples
and added further experimental results which did not appear in [18]. Furthermore, we added new algorithms in
Section 4.
II. RELATED WORKS
The challenge of developing formal specifications has been studied in the past. The most relevant works appear
in [6] and [46]. In [6], the authors extend Message Sequence Charts and UML 2.0 Interaction Sequence Diagrams
to propose a scenario based formalism called Property Sequence Chart (PSC). The formalism is mainly developed
for specifications on concurrent systems. In [46], PSC is extended to Timed PSC which enables the addition of
timing constructs to specifications. Another non-graphical approach to the specification elicitation problem utilizes
specification patterns [22]. The patterns provided include commonly used abstractions for different logics including
LTL, Computation Tree Logic (CTL), or Quantified Regular Expressions (QRE). This work was extended to the
real-time domain, [36].
Specification debugging can also be considered in areas such as system synthesis [43] and software verification
[4]. In system synthesis, realizability is an important factor, which checks whether the system is implementable given
the constraints (environment) and requirements (specification) [23], [35], [15], [43]. Specification debugging can
also be considered with respect to the environment for robot motion planning. In [25], [34], the authors considered
the problem where the original specification is unsatisfiable with the given environment and robot actions. Then,
they relax the specification in order to render it satisfiable in the given domain.
One of the most powerful verification methods is model checking [16] where a finite state model of the system
is evaluated with respect to a specification. For example, let us consider model checking with respect to the LTL
formula ϕ = 2(req ⇒ 3ack) which represents the following Request-Response requirement “if at any time in
the future a request happens, then from that moment on an acknowledge must eventually happen”. Here, ϕ can
be trivially satisfied in all systems in which a request never happens. In other words, if the request never happens
in the model of the system (let’s say due to a modeling error), our goal for checking the reaction of the system
(issuing the acknowledge) is not achieved. Thus, the model satisfies the specification but not in the intended way.
This may hide actual problems in the model.
Such satisfactions are called vacuous satisfactions. Antecedent failure was the first problem that raised vacuity
as a serious issue in verification [8], [10]. Vacuity can be addressed with respect to a model [9], [38] or without a
model [26], [14]. A formula which has a subformula that does not affect the overall satisfaction of the formula is a
vacuous formula. It has been proven in [26] that a specification ϕ is satisfied vacuously in all systems that satisfy it
iff ϕ is equivalent to some mutations of it. In [14], they provide an algorithmic approach to detecting vacuity and
redundancy in LTL specifications. Vacuity with respect to testing was considered in [7]. The authors in [7] defined
weak vacuity for test suites that vacuously pass LTL monitors, e.g., [27]. The main idea behind the work in [7]
is that some transitions are removed from the LTL specification automata in order to find vacuous passes during
testing. The authors in [7] renamed the vacuity in model checking as strong vacuity. The authors in [42] consider
the problem of vacuity detection in the set of requirements formalized in Duration Calculus [41].
Our work extends [14] and it is applied to a fragment of MITL. We provide a new definition of vacuity with
respect to Boolean or real-valued signals. To the best of our knowledge, vacuity of real-time properties such as
MITL has not been addressed yet. Although this problem is computationally hard, in practice, the computation
problem is manageable, due to the small size of the formulas.
III. PRELIMINARIES
In this work, we take a general approach in modeling Cyber-Physical Systems (CPS). In the following, R is the
set of real numbers, R+ is the set of non-negative real numbers, Q is the set of rational numbers, Q+ is the set of
non-negative rational numbers. Given two sets A and B, BA is the set of all functions from A to B, i.e., for any
f ∈ BA we have f : A → B. We define 2A to be the power set of set A. Since we primarily deal with bounded
time signals, we fix the variable T ∈ R+ to denote the maximum time of a signal.
A. Metric Interval Temporal Logic
Metric Temporal Logic (MTL) was introduced in [37] in order to reason about the quantitative timing properties
of boolean signals. Metric Interval Temporal Logic (MITL) is MTL where the timing constraints are not allowed
to be singleton sets [3]. In the rest of the paper, we restrict our focus to a fragment of MITL called Bounded-
MITL(3,2) where the only temporal operators allowed are Eventually (3) and Always (2) operators with timing
intervals. Formally, the syntax of Bounded-MITL(3,2) is defined by the following grammar:
Definition 1 (Bounded-MITL(3,2) syntax):
φ ::= > | ⊥ | a | ¬a | φ1 ∧ φ2 | φ1 ∨ φ2 | 3Iφ1 | 2Iφ1
where a ∈ AP , AP is the set of atomic propositions, > is True, ⊥ is False. Also, I is a nonsingular interval
over Q+ with defined end-points. The interval I is right-closed. We interpret MITL semantics over timed traces. A
timed trace is a mapping from the bounded real line to sets of atomic propositions (µ : [0, T ]→ 2AP ). We assume
that the traces satisfy the finite variability condition (non-Zeno condition)3.
Definition 2 (Bounded-MITL(3,2) semantics in Negation Normal Form (NNF)): Given a timed trace µ : [0, T ]→
2AP and t, t′ ∈ [0, T ], and an MITL formula φ, the satisfaction relation (µ, t)  φ is inductively defined as:
(µ, t)  >
3The satisfiability tools for MITL that we use in Section VII-A, assume that the traces satisfy the finite variability condition [12].
(µ, t)  a iff a ∈ µ(t)
(µ, t)  ¬a iff a 6∈ µ(t)
(µ, t)  ϕ1 ∧ ϕ2 iff (µ, t)  ϕ1 and (µ, t)  ϕ2
(µ, t)  ϕ1 ∨ ϕ2 iff (µ, t)  ϕ1 or (µ, t)  ϕ2
(µ, t)  3Iϕ1 iff ∃t′ ∈ (t+ I) ∩ [0, T ] s.t (µ, t′)  ϕ1.
(µ, t)  2Iϕ1 iff ∀t′ ∈ (t+ I) ∩ [0, T ], (µ, t′)  ϕ1.
Given an interval I = [l, u], (t + I) creates a new interval I ′ where I ′ = [l + t, u + t]. A timed trace µ satisfies
a Bounded-MITL(3,2) formula φ (denoted by µ  φ), iff (µ, 0)  φ. False is defined as ⊥ ≡ ¬>. In this paper,
we assume that Bounded-MITL(3,2) formula is in Negation Normal Form (NNF)4 where the negation operation
is only applied on atomic propositions. NNF is easily obtainable by applying DeMorgan’s Law, i.e ¬3Iϕ ≡ 2I¬ϕ
and ¬2Iϕ ≡ 3I¬ϕ. Any Implication operation (⇒) will be rewritten as ψ ⇒ ϕ ≡ ψ′ ∨ ϕ, where ψ′ ≡ ¬ψ and
also ψ′ is in NNF, and NNF formulas, only contain the following boolean operators of (∧,∨). For simplifying the
presentation, when we mention MITL, we mean Bounded-MITL(3,2). Given MITL formulas ϕ and ψ, ϕ satisfies
ψ, denoted by ϕ |= ψ iff ∀µ.µ |= ϕ =⇒ µ |= ψ. Throughout this paper, we use ϕ ∈ ψ to denote that ϕ is a
subformula of ψ.
B. Signal Temporal Logic
The logic and semantics of MITL can be extended to real-valued signals through Signal Temporal Logic (STL)
[40].
Definition 3 (Signal Temporal Logic [40]): Let s : [0, T ]→ Rm be a real-valued signal, and Π = {pi1, ..., pin}
be a collection of predicates or boolean functions of the form pii : Rm → B where B = {>,⊥} is a boolean value.
For any STL formula ΦSTL over predicates Π, we can define a corresponding MITL formula ΦMITL over some
atomic propositions AP as follows:
1) Define a set AP such that for each pi ∈ Π, there exist some api ∈ AP
2) For each real-valued signal s we define a µ such that ∀t.api ∈ µ(t) iff pi(s(t)) = >
3) ∀t.(s, t)  ΦSTL iff (µ, t)  ΦMITL
The traces resulting from abstractions through predicates of signals from physical systems satisfy the finite variability
assumption. For practical applications, the finite variability assumption is satisfied. Since our paper focuses on CPS,
with the abuse of terminology, we may use signal to refer to both timed traces and signals.
C. Visual Specification Tool
The Visual Specification Tool (VISPEC) [31] enables the development of formal specifications for CPS. The
graphical formalism enables reasoning on both timing and event sequence occurrence. Consider the specification
φcps = 2[0,30]((speed > 100)⇒ 2[0,40](rpm > 4000)). It states that whenever within the first 30 seconds, vehicle
speed goes over 100, then from that moment on, the engine speed (rpm), for the next 40 seconds, should always be
above 4000. Here, both the sequence and timing of the events are of critical importance. See Fig. 1 for the visual
representation of φcps.
Users develop specifications using a visual formalism which can be translated to an MITL formula. The set
of specifications that can be generated from this graphical formalism is a proper subset of the set of MITL
specifications. Fig. 2 represents the grammar that produces the set of formulas that can be expressed by the VISPEC
graphical formalism. In Fig. 2, p is an atomic proposition. In the tool, the atomic propositions are automatically
derived from graphical templates. For example the formula 2I3Ip can be generated using the following parse
tree S−→T−→C−→ 2I3ID−→ 2I3Ip. VISPEC provides a variety of templates and the connections between
them, which allow the users to express a wide collection of specifications as presented in Table I. For more detailed
description of VISPEC, refer to [31].
IV. MITL ELICITATION FRAMEWORK
Our framework for elicitation of MITL specifications is presented in Fig. 3. Once a specification is developed
using VISPEC, it is translated to STL. Then, we create the corresponding MITL formula from STL. Next, the
Fig. 1. Graphical representation of φcps = 2[0,30]((speed > 100)⇒
2[0,40](rpm > 4000))
S −→ ¬T | T
T −→ A | B | C
A −→ P | (P∧A) | (P⇒A)
B −→ 2ID | 3ID
C −→ 2I3ID | 3I2ID
D −→ p | (p⇒A) | (p∧A) | (p⇒B) | (p∧B)
P −→ p | 2Ip | 3Ip
Fig. 2. VISPEC grammar to generate MITL
TABLE I. CLASSES OF SPECIFICATIONS EXPRESSIBLE WITH THE GRAPHICAL FORMALISM
Specification
Class
Explanation
Safety Specifications of the form 2φ used to define specifications where φ should always be true.
Reachability Specifications of the form 3φ used to define specifications where φ should be true at least once in the future
(or now).
Stabilization Specifications of the form 32φ used to define specifications that, at least once, φ should be true and from
that point on, stay true.
Oscillation Specifications of the form 23φ used to define specifications that, it is always the case, that at some point in
the future, φ repeatedly will become true.
Implication Specifications of the form φ⇒ ψ requires that ψ should hold when φ is true.
Request-
Response
Specifications of the form 2(φ ⇒ Mψ), where M is temporal operator, used to define an implicative
response between two specifications where the timing of M is relative to timing of 2.
Conjunction Specifications of the form φ ∧ ψ used to define the conjunction of two sub-specifications.
Non-strict
Sequencing
Specifications of the form N(φ∧Mψ), where N and M are temporal operators, used to define a conjunction
between two specifications where the timing of M is relative to timing of N .
MITL specification is analyzed by the debugging algorithm which returns an alert to the user if the specification
has inconsistency or correctness issues. The debugging process is explained in detail in the next section.
To enable the debugging of specifications, we must first project the STL predicate expressions (functions) into
atomic propositions with independent truth valuations. This is very important because the atomic propositions
(a ∈ AP ) in MITL are assumed to be independent of each other. However, when we project predicates to the
atomic propositions, the dependency between the predicates restricts the possible combinations of truth valuations
of the atomic propositions. This notion of predicate dependency is illustrated using the following example. Consider
the real-valued signal Speed in Fig. 4. The boolean abstraction a (resp. b) over the Speed signal is true when the
Speed is above 100 (resp. 80). The predicates a and b are related to each other because it is always the case that
if Speed > 100 then also Speed > 80. In Fig. 4, the boolean signals for predicates a and b are represented in
black solid and dotted lines, respectively. It can be seen that solid and dotted lines are overlapping which shows
the dependency between them. However, this dependency is not captured if we naively substitute each predicate
with a unique atomic proposition. If we lose information about the intrinsic logical dependency between a and b,
then the debugging algorithm will not find possible specification issues.
For analysis of STL formulas within our MITL debugging process, we must replace the original predicate
with non-overlapping (mutual exclusive) predicates. For the example illustrated in Fig. 4, we create a new atomic
proposition c which corresponds to 100 ≥ speed > 80 and the corresponding boolean signal is represented in gray.
In addition, we replace the atomic proposition b with the propositional formula a∨ c since speed > 80 ≡ (speed >
100∨ 100 ≥ speed > 80). Now, the dependency between Speed > 100 and Speed > 80 can be preserved because
it is always the case that if a (Speed > 100), then a ∨ c (Speed > 80). It can be seen in Fig. 4 that the signal b
(dotted line) is the disjunction of the solid black (a) and gray (c) signals, where a and c cannot be simultaneously
true.
The projection of STL to MITL with independent atomic propositions is conducted using a brute-force approach
that runs through all the combinations of predicate expressions to find overlapping parts. The high level overview of
Algorithm 1 is as follows: given the set of predicates Π = {pi1, ..., pin}, the algorithm iteratively calls Algorithm 2
(DecPred) in order to identify predicates whose corresponding sets have non-empty intersections. For each predicate
pii, we assume there exists a corresponding set Si such that Si = {x | x ∈ Rm, pii(x) = >}. The set Si represents
part of space Rm where predicate function pii evaluates to >. When no non-empty intersection is found, the
Algorithm 1 terminates.
4We relax this assumption for addressing the Request-Response specifications (see Section VI-A).
VISPEC
Tool
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Fig. 3. Specification Elicitation Framework
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a ≡ Speed >100
time
t
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80
Boolean
abstraction
time
time
b ≡ Speed >80
c ≡ 100 ≥ Speed >80
Fig. 4. The real-valued Speed signal and its three boolean abstractions: a ≡ speed > 100 (solid black line), b ≡ speed > 80 (dotted line),
and c ≡ 100 ≥ Speed > 80 (gray line).
Algorithm 1 creates a temporary copy of Π in a new set ∆. Then in a while loop Algorithm 2 is called in
Line 3 to find overlapping predicates. Algorithm DecPred checks all the combination of predicates in ∆ until it
finds overlapping sets (see Line 3). The DecPred partitions two overlapping predicates pii, pij into three mutually
exclusive predicates piij1, piij2, piij3 in Lines 4-6. Then pii, pij are removed from ∆ in Line 7 and new predicates
piij1, piij2, piij3 are appended to ∆ (Line 8). If no overlapping predicates are found, then DecPred returns ∅ in Line
13 and termCond gets value 1 in Line 7 of Algorithm 1. Now the while loop will terminate and Ψ contains all
non-overlapping predicates. We must rewrite the predicates in Π with a disjunction operation on the new predicates
in Ψ. This operation takes place in Line 11 of Algorithm 1. Since the function CreateDisjunction is trivial, we omit
its pseudo code. The runtime overhead of Algorithm 1 and the size of the resulting set Ψ can be exponential to
|Π| = n, because we can have 2n possible combinations of predicate evaluations.
V. MITL SPECIFICATION DEBUGGING
In the following, we present algorithms that can detect inconsistency and correctness issues in specifications.
This will help the user in the elicitation of correct specifications. Our specification debugging process conducts the
Algorithm 1 Generate Mutually Exclusive Predicates
Input: Set of predicates Π = {pi1, ..., pin}
Output: Mutually exclusive predicates Ψ
Update Π with Disjunction of predicates Ψ
1: termCond ← 0; ∆← Π
2: while termCond = 0 do
3: Ψ← DecPred(∆)
4: if Ψ 6= ∅ then
5: ∆← Ψ
6: else
7: termCond ← 1
8: Ψ← ∆
9: end if
10: end while
11: Π←CreateDisjunction(Π,Ψ)
12: return Π,Ψ
Algorithm 2 DecPred: Decompose Two Predicates
Input: Set of predicates Π = {pi1, ..., pin}
Output: Set of updated predicates Π
1: for i = 1 to size of Π do
2: for j = i+ 1 to size of Π do
3: if Si ∩ Sj 6= ∅ then
4: piij1 ← Si ∩ Sj
5: piij2 ← Si \ Sj
6: piij3 ← Sj \ Si
7: Remove(Π, {pii, pij})
8: Append(Π, {piij1, piij2, piij3})
9: return Π
10: end if
11: end for
12: end for
13: return ∅
ValidityMITLSpecification Redundancy Vacuity
Specification passed
debugging checks
Revision Necessary
VISPEC
Tool
Fig. 5. Specification Debugging
following checks in this order: 1) Validity, 2) Redundancy, and 3) Vacuity. In brief, validity checking determines
whether the specification is unsatisfiable or a tautology. Namely, if the specification is unsatisfiable no system can
satisfy it and if it is a tautology every system can trivially satisfy it. For example, p∨¬p is a tautology. If an MITL
formula passes the validity checking, this means that the MITL is satisfiable but not a tautology.
Redundancy checking determines whether the specification has any redundant conjunct. For example, in the
specification p∧2[0,10]p, the first conjunct is redundant. Sometimes redundancy is related to incomplete or erroneous
requirements where the user may have wanted to specify something else. Therefore, the user should be notified.
Vacuity checking determines whether the specification has a subformula that does not affect on the satisfaction of
the specification. For example, ϕ = p ∨ 3[0,10]p is vacuous since the first occurrence of p does not affect on the
satisfaction of ϕ. This is a logical issue because a part of the specification is overshadowed by the other components.
The debugging process is presented in Fig. 5. The feedback (Revision Necessary) to the user is a textual
description about the detail of each issue. First, given a specification, a validity check is conducted. If a formula
does not pass the validity check then it means that there is a major problem in the specification and the formula
is returned for revision. Therefore, redundancy and vacuity checks are not relevant at that point and the user is
notified that the specification is either unsatisfiable or is a tautology. Similarly, if the specification is redundant it
means that it has a conjunct that does not have any effect on the satisfaction of the specification and we return the
redundant conjunct to the user for revision. Lastly, if the specification is vacuous it is returned with the issue for
revision by the user. When vacuity is detected, we return to the user the simplified formula which is equivalent to
the original MITL.
A. Redundancy Checking
Recall that a specification has a redundancy issue if one of its conjuncts can be removed without affecting the
models of the specification. Before we formally present what redundant requirements are, we have to introduce
some notation. We consider specification Φ as a conjunction of MITL subformulas (ϕj):
Φ =
∧k
j=1
ϕj (1)
To simplify discussion, we will abuse notation and we will associate a conjunctive formula with the set of its
conjuncts. That is:
Φ = {ϕj | j = 1, ..., k} ≡ ϕ1 ∪ ϕ2 ∪ · · · ∪ ϕk (2)
Similarly, {Φ\ϕi} represents the specification Φ where the conjunct ϕi is removed:
{Φ\ϕi} = {ϕj | j = 1, ..., i− 1, i+ 1, ..., k} =
∧i−1
j=1
ϕj ∧
∧k
j=i+1
ϕj (3)
Therefore {Φ\ϕi} represents a conjunctive formula. Redundancy in specifications can appear in practice due to
the incremental approach that system engineers take in the development of specifications. Redundancy should be
avoided in formal specifications because it increases the overhead of the testing and verification processes. In
addition, redundancy can be the result of incorrect translation from natural language requirements. In the following,
we consider the redundancy removal algorithm provided in [14] for LTL formulas and we extend it to support
MITL formulas.
Definition 4 (Redundancy of Specification): A conjunct ϕi is redundant with respect to Φ if∧
ψ
ψ∈{Φ\ϕi}
|= ϕi
Algorithm 3 Redundancy Checking
Input: Φ (MITL Specification)
Output: Rϕ (redundant conjuncts w.r.t.
conjunctions)
1: Rϕ ← ∅
2: for each conjunctive subformula φi ∈ Φ do
3: for each conjunct ψj ∈ φi do
4: if {φi\ψj} |= ψj then
5: Rϕ ← Rϕ ∪ (ψj , φi)
6: end if
7: end for
8: end for
9: return Rϕ
Algorithm 4 Vacuity Checking
Input: Φ (MITL Specification)
Output: Vϕ (vacuous formulas)
1: Vϕ ← ∅
2: for each formula ϕi ∈ Φ do
3: for each l ∈ litOccur(ϕi) do
4: if Φ |= ϕi[l←⊥] then
5: Vϕ ← Vϕ ∪ {Φ\ϕi} ∧ ϕi[l←⊥]
6: end if
7: end for
8: end for
9: return Vϕ
To reformulate, ϕi is redundant with respect to Φ if {Φ\ϕi} |= ϕi. For example, in Φ = 3[0,10](p∧q)∧3[0,10]p∧
2[0,10]q, the conjunct 3[0,10](p ∧ q) is redundant with respect to 3[0,10]p ∧ 2[0,10]q since 3[0,10]p ∧ 2[0,10]q |=
3[0,10](p∧q). In addition,3[0,10]p is redundant with respect to3[0,10](p∧q)∧2[0,10]q since3[0,10](p∧q)∧2[0,10]q |=
3[0,10]p. This method can detect both issues and report them to the user. Algorithm 3 finds redundant conjuncts in
the conjunction operation of the following levels:
1) Conjunction as the root formula (top level).
2) Conjunction in the nested subformulas (lower levels).
In the top level, it provides the list of subformulas that are redundant with respect to the original MITL Φ. In the
lower levels, if a specification has nested conjunctive subformulas (φi ∈ Φ), it will return the conjunctive subformula
φi as well as its redundant conjunct ψj ∈ φi. For example, if Φ = 3[0,10](p ∧ 2[0,10]p) is checked by Algorithm
3, then it will return the pair of (p, p∧2[0,10]p) to represent that p is redundant in p∧2[0,10]p. In Line 5, the pair
of (ψj , φi) is interpreted as follows: ψj is redundant in φi.
B. Specification Vacuity Checking
Vacuity detection is used to ensure that all the subformulas of the specification contribute to the satisfaction of
the specification. In other words, vacuity check enables the detection of irrelevant subformulas in the specifications
[14]. For example, consider the STL specification φstl = 3[0,10]((speed > 100) ∨ 3[0,10](speed > 80)). In
this case, the subformula (speed > 100) does not affect the satisfaction of the specification. This indicates that
φstl is a vacuous specification. We need to create correct atomic propositions for the predicate expressions of
φstl to be able to detect such vacuity issues in MITL formulas. If we naively replace the predicate expressions
speed > 100 and speed > 80 with the atomic propositions a and b, respectively, then the resulting MITL formula
will be φmitl = 3[0,10](a ∨3[0,10]b). However, φmitl is not vacuous. Therefore, we must extract non-overlapping
predicates as explained in Section IV. The new specification φ′mitl = 3[0,10](a∨3[0,10](a∨c)) where a corresponds
to speed > 100 and c corresponds to 100 ≥ speed > 80 is the correct MITL formula corresponding to φstl, and
it is vacuous. In the following, we provide the definition of MITL vacuity with respect to a signal:
Definition 5 (MITL Vacuity with respect to timed trace): Given a timed trace µ and an MITL formula ϕ, a
subformula ψ of ϕ does not affect the satisfiability of ϕ with respect to µ if and only if ψ can be replaced with any
subformula θ without changing the satisfiability of ϕ on µ. A specification ϕ is satisfied vacuously by µ, denoted
by µ |=V ϕ, if there exists a subformula ψ which does not affect the satisfiability of ϕ on µ.
In the following, we extend the framework presented in [14] to support MITL specifications. Let ϕ be a formula
in NNF where only predicates can be in the negated form. A literal is defined as a predicate or its negation. For a
formula ϕ, the set of literals of ϕ is denoted by literal(ϕ) and contains all the literals appearing in ϕ. For example,
if ϕ = (¬p ∧ q) ∨3[0,10]p ∨ 2[0,10]q, then literal(ϕ) = {¬p, q, p}. Literal occurrences, denoted by litOccur(ϕ),
is a multi-set of literals appearing in some order in ϕ, e.g., by traversal of the parse tree. For the given example
litOccur(ϕ) = {¬p, q, p, q}. For each l ∈ litOccur(ϕ), we create the mutation of ϕ by substituting the occurrence
of l with ⊥. We denote the mutated formula as ϕ[l←⊥].
Definition 6 (MITL Vacuity w.r.t. literal occurrence): Given a timed trace µ and an MITL formula ϕ in NNF,
specification ϕ is vacuously satisfied by µ if there exists a literal occurrence l ∈ litOccur(ϕ) such that µ satisfies
the mutated formula ϕ[l←⊥]. Formally, µ |=V ϕ if ∃l ∈ litOccur(ϕ) s.t. µ |= ϕ[l←⊥].
Theorem 1 (MITL Inherent Vacuity): Assume that the specification Φ is a conjunction of MITL formulas. If
∃ϕi ∈ Φ and ∃l ∈ litOccur(ϕi), such that Φ |= ϕi[l←⊥], then Φ is inherently vacuous.
A specification Φ is inherently vacuous if it is equivalent to its simplified mutation, which means that Φ is vacuous
independent of any signal or system. Inherent vacuity of LTL formulas is addressed in [26], [14]. The proof of
THEOREM 1 is straightforward modification of the proofs given in [14], [38]. For completeness in the presentation,
we provide the proof in Appendix IX. When we do not have a root-level conjunction in the specification (Φ = ϕ5),
we check the vacuity of the formula with respect to itself. In other words, we check whether the specification
satisfies its mutation (ϕ |= ϕ[l ←⊥]). Technically, Algorithm 4 as presented, returns a list of all the mutated
formulas that are equivalent to the original MITL.
VI. SIGNAL VACUITY CHECKING
In the previous section, we addressed specification vacuity without considering the system. However, in many
cases, specification vacuity depends on the system. For example, consider the LTL specification ϕ = 2(req ⇒
3ack). The specification ϕ does not have an inherent vacuity issue [26]. However, if req never happens in any of
the behaviors of the system, then the specification ϕ is vacuously satisfied on this specific system. As a result, it
has been argued that it is important to add vacuity detection in the model checking process [9], [38]. We encounter
the same issue when we test signals and systems with respect to Request-Response STL/MITL specifications.
A. Vacuous Signals
Consider the MITL specification ϕ = 2[0,5](req ⇒ 3[0,10]ack). This formula will pass the MITL Specification
Debugging method presented in Section V. However, any timed trace µ that does not satisfy req at any point in time
during the test will vacuously satisfy ϕ. We refer to timed traces that do not satisfy the antecedent (precondition)
of the subformula as vacuous timed traces. Similarly, these issues follow for STL formulas over signals as well.
Consider Task 6 in Table II with the specification ψ = 3[0,40](speed > 100) ⇒ 2[0,30](rpm > 3000). Any real-
valued signal s that does not satisfy 3[0,40](speed > 100) will vacuously satisfy ψ. Finding such signals is important
in testing and monitoring, since if a signal s does not satisfy the precondition of an STL/MITL specification, then
there is no point in considering s as a useful test.
Definition 7 (Vacuous Timed Trace (Signal)): Given an MITL (STL) formula ϕ, a timed trace µ (signal s) is
vacuous if it satisfies the Antecedent Failure mutation of ϕ.
Antecedent Failure is one of the main sources of vacuity. Antecedent Failure occurs in a Request-Response
specification such as ϕRR = 2[0,5](req ⇒ 3[0,10]ack). We provide a formula mutation that can detect signal
vacuity in Request-Response specifications.
Definition 8 (Request-Response MITL): A Request-Response MITL formula ϕRR is an MITL formula that has
one or more implication (⇒) operations in positive polarity (without any negation). In addition, for each implication
operation the consequent must have a temporal operator at the top-level.
In the Request-Response (RR) specifications [28], we define sequential events in a specific order (by using the
implication operator). Many practical specification patterns based on the Request-Response format are provided for
system properties [22], [36]. Therefore, we can define a chain of events that the system must respond/react to. In
an RR-specification such as ϕRR = 2[0,5](req ⇒ 3[0,10]ack), the temporal operator for the consequent 3[0,10]ack
is necessary, unless the system does not have any time to acknowledge the req. For any trace µ in which req
never happens, we can substitute ack by any formula and the specification is still satisfied by µ. Therefore, if the
antecedent is failed by a trace µ, then ϕRR is vacuously satisfied by µ. For each implication subformula (ϕ⇒ ψ),
the left operand (ϕ) is the precondition (antecedent) of the implication. An antecedent failure mutation is a new
formula that is created with the assertion that the precondition (ϕ) never happens. Note that RR-specifications
should not be translated into NNF. For each precondition ϕ, we create an antecedent failure mutation 2Iϕ(¬ϕ)
where Iϕ is called the effective interval of ϕ.
Definition 9 (Effective Interval): The effective interval of a subformula is the time interval when the subformula
can have an impact on the truth value of the whole MITL (STL) specification.
Each subformula is evaluated only in the time window that is provided by the effective interval. For example, for
the MITL specification ϕ∧ψ, the effective interval for both ϕ and ψ is [0,0], because ϕ and ψ can change the value
of ϕ ∧ ψ only within the interval [0,0]. Similarly, for the MITL specification 2[0,10]ϕ, the effective interval of ϕ
is [0,10], since the truth value of ϕ is observed in the time window of [0,10] for evaluating 2[0,10]ϕ. The effective
5In this case, we assume {Φ\ϕ} ≡ > in Line 5 of the Algorithm 4.
Algorithm 5 Effective Interval Update EIU(ϕ,I)
Input: ϕ (Parse Tree of the MITL formula), I (Effective Interval)
Output: ϕ (Updated formula with subformulas annotated with effective intervals)
1: ϕ.EI ← I
2: if ϕ ≡ ¬ϕm then
3: EIU(ϕm,I)
4: else if ϕ ≡ ϕm ∨ ϕn OR ϕ ≡ ϕm ∧ ϕn OR ϕ ≡ ϕm ⇒ ϕn then
5: EIU(ϕm,I)
6: EIU(ϕn,I)
7: else if ϕ ≡ 2I′ϕm OR ϕ ≡ 3I′ϕm then
8: I ′′ ← I ′ ⊕ I
9: EIU(ϕm,I ′′)
10: end if
11: return ϕ
Algorithm 6 Antecedent Failure
Input: ϕRR,s (RR-Specification, Signal)
Output: AFϕ a list of failed antecedents
1: AFϕ ← ∅
2: EIU(ϕ,[0,0])
3: for each implication (ϕi ⇒ ψi) ∈ ϕRR do
4: Iϕi ← ϕi.EI
5: if s |= 2Iϕi(¬ϕi) then
6: AFϕ ← AFϕ ∪ (ϕi ⇒ ψi)
7: end if
8: end for
9: return AFϕ
Algorithm 7 Literal Occurrence Removal
Input: Φ,s (Specification, Signal)
Output: MFϕ a list of mutated formulas
1: MFϕ ← ∅
2: for each formula ϕi ∈ Φ do
3: for each l ∈ litOccur(ϕi) do
4: if s |= ϕi[l←⊥] then
5: MFϕ ←MFϕ ∪ {ϕi[l←⊥]}
6: end if
7: end for
8: end for
9: return MFϕ
interval is important for the creation of an accurate antecedent failure mutation. This is because the antecedent can
affect the truth value of the MITL formula only if it is evaluated in the effective interval. The effective interval is
like a time window to make the antecedent observable for an outside observer the way it is observed by the MITL
specification.
The effective interval of MITL formulas can be computed recursively using Algorithm 5. To run Algorithm 5,
we must process the MITL formula parse tree6. The algorithm must be initialized with the interval of [0,0] for the
top node of the MITL formula, namely, EIU(ϕ,[0,0]). This is because, according to the semantics of MITL, the
value of the whole MITL formula is only important at time zero. In Line 8 of Algorithm 5, the operator ⊕ is used
to add two intervals as follows:
Definition 10 (⊕): Given intervals I = [l, u] and I ′ = [l′, u′], we define I ′′ ← I ⊕ I ′ where I ′′ = [l′′, u′′] such
that l′′ = l + l′ and u′′ = u+ u′.
If either I or I ′ is left open (resp. right open), then I ′′ will be left open (resp. right open)7. In Line 1 of Algorithm
5, the input interval I is assigned to the effective interval of ϕ, namely ϕ.EI . If the top operation of ϕ is a
propositional operation (¬,∨,∧,⇒) then the I will be propagated to subformulas of ϕ (see Lines 2-6). If the top
operation of ϕ is a temporal operator (2I′ ,3I′ ), then the effective interval is modified according to Definition 10 and
the interval I ′′ ← I⊕ I ′ is propagated to the subformulas of ϕ. For example, assume that the MITL specification is
ϕRR = 2[1,2](3[3,5]b⇒ (2[4,6](c⇒ 3[0,2]d))). The specification ϕ has two antecedents, α1 = 3[3,5]b and α2 = c.
The effective intervals of α1 and α2 are Iα1 = [0, 0] ⊕ [1, 2] = [1, 2] and Iα2 = [0, 0] ⊕ [1, 2] ⊕ [4, 6] = [5, 8],
respectively. As a result, the antecedent failure mutations are 2[1,2](¬3[3,5]b) and 2[5,8](¬c), respectively. Algorithm
6 returns the list of antecedent failures AFϕ, namely all the vacuously satisfied implication subformulas by s. If
the AFϕ list is empty, then the signal s is not vacuous. To check whether the signal s satisfies ϕ’s mutations in
Algorithm 6 (Line 5), we should use an off-line monitor such as [24].
6We assume that the MITL specification is saved in a binary tree data structure where each node is a formula with the left/right child as the
left/right corresponding subformula of ϕ. In addition, we assume that the nodes of ϕ’s tree contain a field called EI where we annotate the
effective interval of ϕ in EI , namely, ϕ.EI ← Iϕ.
7Although we assume in Definition 1 that intervals are right-closed, Algorithm 5 can be applied to right-open intervals as well.
B. Vacuity Detection in Testing and Falsification
Detecting vacuous satisfaction of specifications is usually applied on top of model checking tools for finite state
systems [9], [38]. However, in general, the verification problem for hybrid automata (a mathematical model of CPS)
is undecidable [2]. Therefore, a formal guarantee about the correctness of CPS modeling and design is impossible,
in general. CPS are usually safety critical systems and the verification and validation of these systems is necessary.
One approach is to use Model Based Design (MBD) with a mathematical model of the CPS to facilitate the system
analysis and implementation [1]. Thus, semi-formal verification methods are gaining popularity [33]. Although we
cannot solve the correctness problem with testing and monitoring, we can detect possible errors with respect to
STL requirements.
In Fig. 6, a testing approach for signal vacuity detection is presented. The input generator creates initial conditions
and inputs to the system under test. The system under test can be a Model, Processor in the Loop (PiL), Hardware
in the Loop (HiL) or a real system. An example of a test generation technology that implements the architecture in
Fig. 6 is presented in [1]. The system under test is simulated to generate an output trace. Then, a monitor checks
the trace with respect to the specification and reports to the user whether the system trace satisfies or falsifies
the specification (for example [40]). For each falsification, we will report to the user the falsifying trajectory to
investigate the system for this error. Falsification based approaches for CPS can help us find subtle bugs in industrial
size control systems [32]. If after using stochastic-based testing and numerical analysis we could not find any bugs,
then we are more confident that the system works correctly. However, it will be concerning if the numerical analysis
is mostly based on vacuous signals. This is because vacuous signals satisfy the specification for reasons other than
what was originally intended. Signal vacuity checking is conducted in Fig. 6 using Algorithm 6, and vacuous signals
are reported to the user for further inspection. This will help users to focus their analysis on the part of the system
that generates vacuous signals to prevent vacuous test generation.
1) Detecting Partially Covering Signals: A problem closely related to vacuity detection is the partial coverage
problem. In this section, we show that Literal Occurrence Removal can be used for determining partially covering
signals. Partially covering signals are the signals that not only satisfy the specification but also they satisfy Literal
Occurrence Removal mutation:
Definition 11 (Partially Covering Timed Trace (Signal)): Given an MITL (STL) formula ϕ in NNF, a timed
trace µ (signal s) is partially covering if it satisfies the Literal Occurrence Removal mutation of ϕ.
This mutation is generated by repeatedly substituting the occurrences of literals with ⊥, which is denoted by
ϕ[l←⊥] (see the Definition 6). In Algorithm 7, we check whether the signal will satisfy the mutated specification
(ϕi[l←⊥]). In the following, we prove that all satisfying signals are also partially covering signals:
Theorem 2: For all MITL formula ϕ ∈ Φ in NNF, if there exists a disjunction subformula in ϕ, then for all µ
such that µ |= ϕ, it is always the case that there exists a literal l ∈ litOccur(ϕ) s.t. µ |= ϕ[l←⊥].
The proof of Theorem 2 is provided in Appendix X. For any MITL (STL) specification ϕ, which contains one or
more disjunction operators (∨) in NNF, any timed trace (signal) that satisfies ϕ will also satisfy a mutation ϕ[l←⊥]
for some literal occurrence l. Further, any specification which lacks a disjunction operator (∨) in its NNF will not
satisfy ϕ[l←⊥] for any literal occurrence l. That is, for formulas without any disjunction operator in NNF, we have
ϕ[l ←⊥] ≡⊥ since for any MITL formula ϕ, we have ϕ ∧ ⊥ ≡ ⊥. If all satisfying signals are partially covering
signals, what is the benefit of Algorithm 7? There are two applications for Algorithm 7 as follows.
First, Algorithm 7 can find which (how many) disjuncts are satisfied by the partially covering signal. This
information can be used by the falsification technique to find the disjuncts/predicates that cause the formula
satisfaction. Therefore, the falsification method will target the system behaviors corresponding to those predicates.
As a result, Algorithm 7 can be used to improve the falsification method.
Second, Algorithm 7 can also be used for coverage analysis when falsification occurs. This is because with a
slight modification, the dual of Algorithm 7 can help us to find the source of the falsification. According to Corollary
1, for any ϕ in NNF, where ϕ has a conjunctive subformula of ψ = ψ1 ∧ ψ2, if µ 6|= ϕ then ∃l ∈ litOccur(ψ) s.t.
µ 6|= ϕ[l ← >]. Now, we can identify which conjunct of ψ contributes towards the falsification by substituting it
by iteratively applying ϕ[l← >]. This can be better explained in the following example:
Example 1: Assume ϕ = 3I1(a∧3I2b) and a falsifying trace µ 6|= ϕ exists. Formula ϕ contains conjunction of
ψ = a∧3I2b and litOccur(ψ) = {a, b}. We can substitute a and b with > to find the main source of falsification
of ϕ as follows:
• If µ |= ϕ[a← >] then µ |= 3I1(3I2b), so a is the source of the problem.• If µ |= ϕ[b← >] then µ |= 3I1(a), so b is the source of the problem.
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As a result, the dual of Algorithm 7 can be used to debug a trace when the counter example is created using
falsification methodologies [1].
VII. EXPERIMENTAL ANALYSIS
All three levels of the correctness analysis of MITL specifications need satisfiability checking as the underlying
tool [13]. In validity checking, we simply check whether the specification and its negation are satisfiable. In general,
in order to check whether ϕ |= ψ, we should check whether ϕ ⇒ ψ is a tautology, that is ∀µ, µ |= ϕ ⇒ ψ. This
can be verified by checking whether ¬(ϕ⇒ ψ) is unsatisfiable. Recall that ϕ⇒ ψ is equivalent to ¬ϕ∨ψ. So we
have to check whether ϕ∧¬ψ is unsatisfiable to conclude that ϕ |= ψ. We use the above reasoning for redundancy
checking as well as for vacuity checking. For redundancy checking of conjuncts at the root level, {Φ\ϕi} ∧ ¬ϕi
should be unsatisfiable, in order to conclude that {Φ\ϕi} |= ϕi. For vacuity checking, Φ∧¬(ϕi[l←⊥]) should be
unsatisfiable, in order to prove that Φ |= ϕi[l←⊥].
A. MITL Satisfiability
The satisfiability problem of MITL is EXPSPACE-complete [3]. In order to check whether an MITL formula
is satisfiable we use two publicly available tools: qtlsolver8 and zot9. The qtlsolver that we used translates MITL
formulas into CLTL-over-clocks [12], [13]. Constraint LTL (CLTL) is an extension of LTL where predicates are
allowed to be assertions on the values of non-Boolean variables [17]. That is, in CLTL, we are allowed to define
predicates using relational operators for variables over domains like N and Z. Although satisfiability of CLTL in
general is not decidable, some variants of it are decidable [17].
CLTLoc (CLTL-over-clocks) is a variant of CLTL where the clock variables are the only arithmetic variables
that are considered in the atomic constraints. It has been proven in [11] that CLTLoc is equivalent to timed automata
[16]. Moreover, it can be polynomially reduced to decidable Satisfiability Modulo Theories which are solvable by
many SMT solvers such as Z310. The satisfiability of CLTLoc is PSPACE-complete [13] and the translation from
MITL to CLTLoc in the worst case can be exponential [12]. Some restrictions must be imposed on the MITL
formulas in order to use the qtlsolver [12]. That is, the lower bound and upper bound for the intervals of MITL
formulas should be integer values and the intervals are left/right closed. Therefore, we expect the values to be
integer when we analyse MITL formulas. The high level architecture of the MITL SAT solver, which we use to
check the three issues, is provided in Fig. 7.
B. Specification Debugging Results
We utilize the debugging algorithm on a set of specifications developed as part of a usability study for the
evaluation of the VISPEC tool [31]. The usability study was conducted on two groups:
1) Group A: These are users who declared that they have little to no experience in working with requirements.
The Group A cohort consists of twenty subjects from the academic community at Arizona State University.
Most of the subjects have an engineering background.
8qtlsolver: A solver for checking satisfiability of Quantitative / Metric Interval Temporal Logic (MITL/QTL) over Reals. Available from
https://code.google.com/p/qtlsolver/
9The zot bounded model/satisfiability checker. Available from https://code.google.com/p/zot/
10Microsoft Research, Z3: An efficient SMT solver. Available from http://research.microsoft.com/en-us/um/redmond/projects/z3/
TABLE II. TASK LIST WITH AUTOMOTIVE SYSTEM SPECIFICATIONS PRESENTED IN NATURAL LANGUAGE
Task Natural Language Specification
1. Safety In the first 40 seconds, vehicle speed should always be less than 160.
2. Reachability In the first 30 seconds, vehicle speed should go over 120.
3. Stabilization At some point in time in the first 30 seconds, vehicle speed will go over 100 and stay above for 20
seconds.
4. Oscillation At every point in time in the first 40 seconds, vehicle speed will go over 100 in the next 10 seconds.
5. Oscillation It is not the case that, for up to 40 seconds, the vehicle speed will go over 100 in every 10 second
period.
6. Implication If, within 40 seconds, vehicle speed is above 100 then within 30 seconds from time 0, engine speed
should be over 3000.
7. Request-Response If, at some point in time in the first 40 seconds, vehicle speed goes over 80 then from that point
on, for the next 30 seconds, engine speed should be over 4000.
8. Conjunction In the first 40 seconds, vehicle speed should be less than 100 and engine speed should be under
4000.
9. Non-strict sequencing At some point in time in the first 40 seconds, vehicle speed should go over 80 and then from that
point on, for the next 30 seconds, engine speed should be over 4000.
10. Long sequence If, at some point in time in the first 40 seconds, vehicle speed goes over 80 then from that point
on, if within the next 20 seconds the engine speed goes over 4000, then, for the next 30 seconds,
the vehicle speed should be over 100.
2) Group B: These are users who declared that they have experience working with system requirements. Note
that they do not necessarily have experience in writing requirements using formal logics. The Group B subject
cohort was comprised of ten subjects from industry in the Phoenix metro area.
Each subject received a task list to complete. The list contained ten tasks related to automotive system specifications.
Each task asked the subject to formalize a natural language specification through VISPEC and generate an STL
specification. The task list is presented in Table II. A detailed report on the accuracy of the users response to each
natural language requirement is provided in [31]. Note that the specifications were preprocessed and transformed
from the original STL formulas to MITL in order to run the debugging algorithm. For example, specification φ3 in
Table III originally in STL was φ3STL = 3[0,40](((speed > 80)⇒ 3[0,20](rpm > 4000))∧2[0,30](speed > 100)).
The STL predicate expressions (speed > 80), (rpm > 4000), (speed > 100) are mapped into atomic propositions
with non-overlapping predicates (Boolean functions) p1, p2, p3. The predicates p1, p2, p3 correspond to the following
STL representations: p1 ≡ speed > 100, p2 ≡ rpm > 4000, and p3 ≡ 100 ≥ speed > 80. In Table III, we
present the common issues with the elicited specifications that our debugging algorithm detects. Note that validity,
redundancy and vacuity issues are present in the specifications listed. It should be noted that for specification φ3,
although finding the error takes a significant amount of time, our algorithm can be used off-line.
In Fig. 8, we present the runtime overhead of the three stage debugging algorithm over specifications collected
in the usability study. In the first stage, 87 specifications go through validity checking. Five specifications fail the
test and therefore they are immediately returned to the user. As a result, 82 specifications go through redundancy
checking of conjunction in the root level 11, where 9 fail the test. Lastly, 73 specifications go through vacuity
checking where 5 specifications have vacuity issues. The remaining 68 specifications passed the tests. Note that
in the figure, two outlier data points are omitted from the vacuity sub-figure for presentation purposes. The two
cases were timed at 39,618sec and 17,421sec. In both cases, the runtime overhead was mainly because the zot
software took hours to determine that the modified specification is unsatisfiable (both specifications were vacuous).
The overall runtime of φ3 in Table III is 39,645sec which includes the runtime of validity and redundancy checking.
The runtime overhead of vacuity checking of φ3 can be reduced by half because, originally, in vacuity checking
we run MITL satisfiability checking for all literal occurrences. In particular, φ3 has four literal occurrences where
for two cases zot took more than 19,500sec to determine that the modified specification is unsatisfiable. We can
provide an option for early detection: stop and report as soon as an issue is found (the first unsatisfiability).
The circles in Fig. 8 represent the timing performance in each test categorized by the number of literal
occurrences and temporal operators. The asterisks represent the mean values and the dashed line is the linear
interpolation between them. In general, we observe an increase in the average computation time as the number of
literal occurrences and temporal operators increases. All the experimental results in Section VII were performed on
an Intel Xeon X5647 (2.993GHz) with 12 GB RAM.
C. LTL Satisfiability
In the previous section, we mentioned that MITL satisfiability is a computationally hard problem. However, in
practice, we know that LTL satisfiability is solvable faster than MITL satisfiability [39]. In this section, we consider
11In these experiments, we did not consider conjunctions in the lower level subformulas for redundancy checking.
TABLE III. INCORRECT SPECIFICATIONS FROM THE USABILITY STUDY IN [31], ERROR REPORTED TO THE USER BY THE DEBUGGING
ALGORITHM, AND ALGORITHM RUNTIME. FORMULAS HAVE BEEN TRANSLATED FROM STL TO MITL.
φ Task # MITL Specification created by VISPEC users Reporting the errors Sec.
φ1 3 3[0,30]p1 ∧ 3[0,20]p1 3[0,30]p1 is redundant 14
φ2 3 3[0,30](p1 ⇒ 2[0,20]p1) ϕ is a tautology 7
φ3 10 3[0,40](((p1 ∨ p3)⇒ 3[0,20]p2) ∧ 2[0,30]p1) ϕ is vacuous: ϕ |= ϕ[p3 ←⊥] 39645
φ4 4 2[0,40]p1 ∧ 2[0,40]3[0,10]p1 2[0,40]3[0,10]p1 is redundant 29
φ5 10 3[0,40](p1 ∨ p3) ∧ 3[0,40]p2 ∧ 3[0,40]2[0,30]p1 3[0,40](p1 ∨ p3) is redundant 126
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Fig. 8. Runtime overhead of the three stages of the debugging algorithm over user-submitted specifications. Timing results are presented over
the number of literal occurrences and the number of temporal operators.
how we can use the satisfiability of LTL formulas to decide about the satisfiability of MITL formulas. Consider
the following fragments of MITL and LTL in NNF:
MITL(2): ϕ ::= > | ⊥ | p | ¬p | ϕ1 ∧ ϕ2 | ϕ1 ∨ ϕ2 | 2Iϕ1
MITL(3): ϕ ::= > | ⊥ | p | ¬p | ϕ1 ∧ ϕ2 | ϕ1 ∨ ϕ2 | 3Iϕ1
LTL(2): ϕ ::= > | ⊥ | p | ¬p | ϕ1 ∧ ϕ2 | ϕ1 ∨ ϕ2 | 2ϕ1
LTL(3): ϕ ::= > | ⊥ | p | ¬p | ϕ1 ∧ ϕ2 | ϕ1 ∨ ϕ2 | 3ϕ1
In Appendix XI, we prove that the satisfaction of a formula φM ∈ MITL(3) in NNF is related to the satisfaction
of an LTL version of φM called φL ∈ LTL(3) where φL is identical to φM except that every interval I in φM is
removed. For example, if φM = 3[0,10](p∧ q)∧3[0,10]p then φL = 3(p∧ q)∧3p. In essence, if φM is satisfiable,
then φL is also satisfiable. Therefore, if φL is unsatisfiable, then φM is also unsatisfiable.
For the always (2) operator, satisfiability is the dual of the eventually operator (3). Assume that φ′M ∈MITL(2)
contains only the 2 operator and φ′L ∈ LTL(2) is the LTL version of φ′M . If φ′L is satisfiable, then φ′M will also
be satisfiable.
Based on the above discussion, if the specification that we intend to test/debug belongs to either category
(fragment), MITL(3) or MITL(2), then we can check the satisfiability of its LTL version (φL) and decide according
to the following:
Theorem 3: For any formula φM ∈ MITL(3) and φ′M ∈ MITL(2) then
If φL ∈ LTL(3) is unsatisfiable, then φM is unsatisfiable.
If φ′L ∈ LTL(2) is satisfiable, then φ′M is satisfiable.
TABLE IV. COMPARING THE RUNTIME OVERHEAD OF MITL SATISFIABILITY AND LTL SATISFIABILITY (IN SECONDS) FOR SOME OF
THE SPECIFICATIONS FROM VISPEC’S USABILITY STUDY.
Test MITL Specification MITL LTL MITL / LTL
Phase SAT SAT runtime
Validity 2[0,40](p1 ⇒ 2[0,10](p1)) 4.154 0.047 88
Validity 2[0,30](¬p1) ∨ 2[0,20](¬p1) 3.418 0.0538 63
Validity 2[0,40]((¬p1 ∧ ¬p3) ∨ 2[0,20]¬p2 ∨ 2[0,30]p1)) 10.85 0.045 240
Validity 2[0,40]((p1 ∨ p3)⇒ 2[0,20](p2 ⇒ 2[0,30]p1)) 15.406 0.0463 333
Vacuity 2[0,40](p1) 1.71 0.0473 36
Vacuity 2[0,40](p1 ∧ 2[0,10](p1)) 3.727 0.044 84
Vacuity 2[0,40]p1 ∧ 2[0,30](p4) 5.77 0.0456 126
Vacuity 2[0,40]p5 ∧ 2[0,70](p5) 8.599 0.044 194
In these two cases, we do not need to run MITL SAT, if otherwise, we must apply MITL SAT which means that
we wasted effort by checking LTL SAT. However, since the runtime of LTL SAT is negligible, it will not drastically
reduce the performance. As a result LTL satisfiability checking is useful for validity testing. For redundancy checks,
it may also be useful. For example, if we have a formula φ = 3[0,10]p∧2[0,20]p we should check the satisfiability
of φ′ = 2[0,10]¬p ∧ 2[0,20]p and φ′′ = 3[0,10]p ∧3[0,20]¬p for redundancy. Although the original formula φ does
not belong to either MITL(3) or MITL(2), its modified NNF version will fit in these fragments and we may benefit
by the usually faster LTL satisfiability for φ′ and/or φ′′. For vacuity checking, we can use LTL satisfiability if after
manipulating/simplifying the original specification and creating the NNF version, we can categorize the resulting
formula into the MITL(3) or the MITL(2) fragments (see Table IV).
We can check LTL satisfiability of the modified MITL specifications using existing methods and tools [44]. In
our case, we used the NuSMV12 tool with a similar encoding of LTL formulas as in [44]. In Table IV, we compare
the runtime overhead of MITL and LTL satisfiability checking. For the results of the usability study in [31], we
conduct validity and vacuity checking with the LTL satisfiability solver. We remark that in our results in Table IV,
all the formulas belong to the MITL(2) fragment. Since we did not find any MITL(3) formula in our experiments
where its LTL version is not satisfiable, we did not provide MITL(3) formulas in Table IV.
The first column of Table IV provides the debugging test phase where we used the satisfiability checkers. The
second column represents the MITL formulas that we tested using the SAT solver. We omit the LTL formulas
from Table IV, since they are identical to MITL but do not contain timing intervals. The atomic propositions
p1, p2, p3, p4, p5 of the MITL formulas in Table IV correspond to the following STL predicates: p1 ≡ speed > 100,
p2 ≡ rpm > 4000, p3 ≡ 100 ≥ speed > 80, p4 ≡ rpm > 3000, and p5 ≡ speed > 80. The third and fourth
columns represent the runtime overhead of satisfiability checking for MITL specifications and their corresponding
LTL version. The last column represents the speedup of the LTL approach over the MITL approach. It can be seen
that the LTL SAT solver (NuSMV) is about 30-300 times faster than the MITL SAT solver (zot). These results
confirm that, when applicable, LTL SAT solvers outperform MITL SAT solvers in checking vacuity and validity
issues in specifications. As a result, it is worth running LTL SAT before MITL SAT when it is possible.
D. Antecedent Failure Detection
To apply signal vacuity checking we use the S-TALIRO testing framework [1], [30]. S-TALIRO is a MATLAB
toolbox that uses stochastic optimization techniques to search for system inputs for Simulink models which falsify
the safety requirements presented in MTL/STL [1]. The signal vacuity checking implemented in the S-TALIRO tool
is computationally efficient (PTIME). Its time complexity is proportional to the number of implication operations,
the size of the formula and to the size of the signal [24].
In the following, we illustrate the vacuous signal detection process by using the Automatic Transmission (AT)
model provided by Mathworks as a Simulink demo13. We introduced a few modifications to the model to make it
compatible with the S-TALIRO framework. Further details can be found in [29]. S-TALIRO calls the AT Simulink
model in order to generate the output trajectories. The outputs contain two continuous-time real-valued signals: the
speed of the engine ω (RPM) and the speed of the vehicle v. In addition, the outputs contain one continuous-time
discrete-valued signal gear with four possible values (gear = 1, ..., gear = 4) which indicates the current gear in the
auto-transmission controller. S-TALIRO then monitors system trajectories with respect to the requirements provided
in Table V. There, in the MITL formulas, we use the shorthand gi to indicate the gear value, i.e. (gear = i) ≡ gi.
The simulation time for the system is set to 30 seconds; therefore, we can use bounded MITL formulas for the
requirements.
12 NuSMV Version 2.6.0. Available from http://nusmv.fbk.eu/
13Available at: http://www.mathworks.com/help/simulink/examples/modeling-an-automatic-transmission-controller.html
TABLE V. AUTOMATIC TRANSMISSION REQUIREMENTS EXPRESSED IN NATURAL LANGUAGE AND MITL FROM [29]
Req. Natural Language MITL Formula
φAT1
There should be no transition from gear two to gear
2[0,27.5]((g2 ∧ 3(0,0.04]g1)⇒ 2[0,2.5]¬g2)one and back to gear two in less than 2.5 sec.
φAT2
After shifting into gear one, there should be no shift
2[0,27.5]((¬g1 ∧ 3(0,0.04]g1)⇒ 2[0,2.5]g1)from gear one to any other gear within 2.5 sec.
φAT3
If the ω is always less than 4500, then the v can not
2[0,30](ω ≤ 4500)⇒ 2[0,10](v ≤ 85)exceed 85 in less than 10 sec.
φAT4
Within 10 sec. v is more than 80 and from that point
3[0,10]((v ≥ 80)⇒ 2[0,30](ω ≤ 4500))on, ω is always less than 4500.
TABLE VI. REPORTING SIGNAL VACUITY ISSUE FOR EACH MUTATED FORMULA
Requirement Antecedent Failure Mutation Vacuous Signals / All Signals
φAT1 2[0,27.5]¬(g2 ∧ 3(0,0.04]g1) 1989 / 2000
φAT2 2[0,27.5]¬(¬g1 ∧ 3(0,0.04]g1) 1994 / 2000
φAT3 ¬2[0,30](ω ≤ 4500) 97 / 307
φAT4 2[0,10]¬(v ≥ 80) 1996 / 2000
After testing the AT with S-TALIRO, we collected all the system trajectories. Then, we utilized the antecedent
failure mutation on the specification to check signal vacuity (Algorithm 6) for each of the formulas that are provided
in Table V. We provide the antecedent failure specifications and the number of signals that satisfy them in Table VI.
It can be seen in Table VI that most of the system traces are vacuous signals where the antecedent is not satisfied.
This helps the users to consider these issues and identify interesting test cases that can be used to initialize the
system tester so that the antecedent is always satisfied. For an application of signal vacuity checking in falsification
see [20].
VIII. CONCLUSION AND FUTURE WORK
We have presented a specification elicitation and debugging framework that can assist VISPEC users to produce
correct formal specifications. In particular, the debugging algorithm enables the detection of logical inconsistencies
in MITL and STL specifications. Our algorithm improves the elicitation process by providing feedback to the users
on validity, redundancy and vacuity issues. In the future, the specification elicitation and debugging framework will
be integrated in the VISPEC tool to simplify MITL and STL specification development for verification of CPS. In
addition, we considered vacuity detection with respect to signals. This enables improved analysis since some issues
can only be detected when considering both the system and the specification. In the future, we will consider the
feasibility of using vacuous signals to improve the counter example generation process and system debugging using
signal vacuity.
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APPENDIX
IX. PROOF OF THEOREM 1
In order to show that Φ is inherently vacuous, we must show that if Φ |= ϕi[l←⊥], then the mutated specification
is equivalent to the original specification. In other words, we should show that if Φ |= ϕi[l ←⊥], then ({Φ\ϕi} ∪
ϕi[l←⊥]) ≡ Φ . If the mutated specification is equivalent to the original specification, then the original specification
is vacuously satisfiable in any system. That is, the specification is inherently vacuous [26], [14]. We already know
that if Φ |= ϕi[l ←⊥], then Φ =⇒ ϕi[l ←⊥] and trivially Φ =⇒ ϕi[l ←⊥] ∪ {Φ\ϕi}. Now we just need to
prove the other direction. We need to prove that when ϕi is in NNF, then ϕi[l ←⊥] =⇒ ϕi. Since we replace
only one specific literal occurrence of ϕ with ⊥, the rest of the formula remains the same. Therefore, it should be
noted that ϕi[l←⊥] does not modify any l′ ∈ litOccur(ϕi) where l′ 6= l.
Proof: We use structural induction to prove that ϕi[l←⊥] =⇒ ϕi
Base Case: ϕi = l or ϕi = l′ 6= l
We know that ⊥ =⇒ l and l′ =⇒ l′. Therefore ϕi[l←⊥] =⇒ ϕi.
Induction Hypothesis: For any MITL ϕj in NNF we have ϕj [l←⊥] =⇒ ϕj (or ∀ϕj , ϕj [l←⊥] =⇒ ϕj)
Induction Step: We will separate the case into unary and binary operators.
Before providing the cases we should review the positively monotonic operators [38]. According to MITL semantics,
f ∈ {2I ,3I} and g ∈ {∧,∨} are positively monotonic, i.e. for every MITL formulas ϕ1 and ϕ2 in NNF with
ϕ1 =⇒ ϕ2, we have f(ϕ1) =⇒ f(ϕ2). Also, for all MITL formulas ϕ′ in NNF, we have g(ϕ1, ϕ′) =⇒ g(ϕ2, ϕ′)
and g(ϕ′, ϕ1) =⇒ g(ϕ′, ϕ2).
Case 1: ϕi = f(ϕj) where f ∈ {2I ,3I}. Since f is positively monotonic, we have that ϕj [l ←⊥] =⇒ ϕj
implies f(ϕj [l←⊥]) =⇒ f(ϕj). Thus,
f(ϕj)[l←⊥] = f(ϕj [l←⊥]) =⇒ f(ϕj) = ϕi. As a result ϕi[l←⊥] =⇒ ϕi.
Case 2: ϕi = g(ϕj1 , ϕj2) where g ∈ {∧,∨} Since g is positively monotonic, we have that ϕj1 [l ←⊥] =⇒ ϕj1 ,
and ϕj2 [l←⊥] =⇒ ϕj2 implies
g(ϕj1 [l ←⊥], ϕj2 [l ←⊥]) =⇒ g(ϕj1 , ϕj2) . Thus, g(ϕj1 , ϕj2)[l ←⊥] = g(ϕj1 [l ←⊥], ϕj2 [l ←⊥]) =⇒
g(ϕj1 , ϕj2) = ϕi. As a result ϕi[l←⊥] =⇒ ϕi.
Since ϕi[l←⊥] =⇒ ϕi we can have:
{Φ\ϕi} ∪ ϕi[l←⊥] =⇒ {Φ\ϕi} ∪ ϕi which is equivalent to
{Φ\ϕi} ∪ ϕi[l←⊥] =⇒ Φ
X. PROOF OF THEOREM 2
In this section, we will prove that any MITL (STL) ϕ ∈ Φ, which contains a disjunction operation (∨) in NNF
can be satisfied by partially covering signals. In other words, we will prove that any timed trace (signal) which
satisfies ϕ will be considered as a partially covering timed trace (signal) according to Algorithm 7. Without loss
of generality we assume that both operands of disjunction are not constant. This is because if one of the operands
is equivalent to > or ⊥, then the disjunction can be semantically removed as follows ψ ∨> ≡ > or ψ∨ ⊥≡ ψ for
any MITL (STL) ψ.
Let us consider a the partially covering timed trace (signal) returned by Algorithm 7. If there exist ϕi ∈ Φ and
l ∈ litOccur(ϕi) such that the timed trace µ satisfies ϕi[l ←⊥], then µ will be reported as a partially covering
timed trace (signal). Recall that we assume that Φ is a conjunction of MITL specifications according to Equation
(1). We also assume that the conjunct ϕi ∈ Φ is the MITL subformula that contains the disjunction operation.
Namely, that ψ = ψ1 ∨ ψ2 is a subformula of ϕi.
Theorem 4: Any timed trace µ that satisfies ϕi will satisfy ϕi[l←⊥] for some l ∈ litOccur(ϕi).
Proof: We have two cases for µ |= ϕi and ψ ∈ ϕi where ψ = ψ1 ∨ ψ2:
1) ∀t, (µ, t) 6|= ψ: In this case ψ does not affect the satisfaction of µ |= ϕi. If we choose l′ ∈ litOccur(ψ), then
ψ[l′ ←⊥] also does not affect the satisfaction of ϕi.
2) ∃t, s.t. (µ, t) |= ψ: In this case ψ affects the satisfaction of ϕi. So either (µ, t) |= ψ1 or (µ, t) |= ψ2. If
(µ, t) |= ψ1 then we can choose l′ ∈ litOccur(ψ2) and we have (µ, t) |= ψ1 ∨ ψ2[l′ ←⊥]. Similarly, if
(µ, t) |= ψ2 then we can choose l′′ ∈ litOccur(ψ1) and we have (µ, t) |= ψ1[l′′ ←⊥] ∨ ψ2. As a result, there
exists some l ∈ litOccur(ψ) where (µ, t) |= ψ[l←⊥] and accordingly µ |= ϕi[l←⊥].
Finally, ∀µ, µ |= ϕi ∃l ∈ litOccur(ϕi) s.t. µ |= ϕi[l ←⊥]. Which means that µ is a partially covering timed
trace (signal).
Corollary 1: Assume that the conjunct ϕj ∈ Φ is the subformula that contains the conjunction operation in
NNF. Namely, that ψ = ψ1 ∧ ψ2 is a subformula of ϕj . Any timed trace µ that falsifies ϕj will falsify ϕj [l← >]
for some l ∈ litOccur(ϕj).
XI. PROOFS OF THEOREM 3
We consider two MITL(3,2) fragments, denoted MITL(2), and MITL(3). In this proof we assume that all
formulas are in NNF. We also consider LTL(3,2) as the set of LTL formulas (with continuous semantics) that
contains only 3 and 2 as temporal operators. In the following we provide the continuous semantics of LTL(3,2)
over traces with bounded duration. Semantics of LTL(3,2) over bounded timed traces can be defined as follows:
Definition 12 (LTL(3,2) continuous semantics): Given a timed trace µ : [0, T ] → 2AP and t, t′ ∈ R, and an
LTL(3,2) formula φ, the satisfaction relation (µ, t)  φ for temporal operators is inductively defined:
(µ, t)  3φ1 iff ∃t′ ∈ [t, T ] s.t (µ, t′)  φ1.
(µ, t)  2φ1 iff ∀t′ ∈ [t, T ], (µ, t′)  φ1.
We will consider two LTL(3,2) fragments denoted LTL(2), and LTL(3). The syntax of MITL and LTL fragments
are as presented in Section VII-C. We define the operator [φ]LTL which can be applied to any MITL(3,2) formula
and removes its interval constraints to create a new formula in LTL(3,2). For example if φ = 3[0,10](p ∧ q) ∧
3[0,10]p ∧ 2[0,10]q, then [φ]LTL = 3(p ∧ q) ∧3p ∧ 2q. As a result, for any φ ∈ MITL(3,2) there exists a ψ ∈
LTL(3,2) where ψ = [φ]LTL. For each MITL(3,2) formula φ, the language of φ denoted L(φ) is the set of
all timed traces that satisfy φ: µ  φ iff µ ∈ L(φ). Similarly, for any ψ ∈ LTL(3,2), the language of ψ denoted
L(ψ) is the set of all timed traces that satisfy ψ: µ′  ψ iff µ′ ∈ L(ψ). Based on set theory, it is trivial to prove
that A ⊆ B and C ⊆ D implies A ∪ C ⊆ B ∪D and A ∩ C ⊆ B ∩D.
Theorem 5: For any formula ϕ ∈ MITL(3), and t ∈ [0, T ] we have Lt(ϕ) ⊆ Lt([ϕ]LTL) where Lt(ϕ) =
{µ | (µ, t)  ϕ}. In other words, for every timed trace µ, we have (µ, t)  ϕ implies (µ, t)  [ϕ]LTL.
Proof: We use structural induction to prove that Lt(ϕ) ⊆ Lt([ϕ]LTL)
Base Case: if ϕ = >,⊥, p,¬p, then [ϕ]LTL = ϕ and Lt(ϕ) ⊆ Lt([ϕ]LTL)
Induction Hypothesis: We assume that there exist ϕ1, ϕ2 ∈ MITL(3) where for all t ∈ [0, T ], Lt(ϕ1) ⊆
Lt([ϕ1]LTL) and Lt(ϕ2) ⊆ Lt([ϕ2]LTL)
Case 1: For Binary operators ∧,∨ we can use the union and intersection properties. In essence, for all formulas
ϕ1, ϕ2 we have Lt(ϕ1 ∨ ϕ2) = Lt(ϕ1) ∪ Lt(ϕ2) and Lt(ϕ1 ∧ ϕ2) = Lt(ϕ1) ∩ Lt(ϕ2). According to the IH
Lt(ϕ1) ⊆ Lt([ϕ1]LTL) and Lt(ϕ2) ⊆ Lt([ϕ2]LTL); therefore, Lt(ϕ1) ∩ Lt(ϕ2) ⊆ Lt([ϕ1]LTL) ∩ Lt([ϕ2]LTL)
and Lt(ϕ1) ∪ Lt(ϕ2) ⊆ Lt([ϕ1]LTL) ∪ Lt([ϕ2]LTL). As a result, Lt(ϕ1 ∧ ϕ2) ⊆ Lt([ϕ1]LTL ∧ [ϕ2]LTL) =
Lt([ϕ1 ∧ ϕ2]LTL), and Lt(ϕ1 ∨ ϕ2) ⊆ Lt([ϕ1]LTL ∨ [ϕ2]LTL) = Lt([ϕ1 ∨ ϕ2]LTL).
Case 2: For the temporal operator 3, we need to compare the semantics of MITL(3) and LTL(3). Recall that
(µ, t)  3Iϕ1 iff ∃t′ ∈ (t+ I) ∩ [0, T ] s.t (µ, t′)  ϕ1.
(µ, t)  3ϕ1 iff ∃t′ ∈ [t, T ] s.t (µ, t′)  ϕ1.
Recall that t′′ ∈ (t+ I) ∩ [0, T ] implies t′′ ∈ [t, T ] since the left bound of I is nonnegative.
According to the semantics, ∀µ.(µ, t)  3Iϕ1 implies
∃t′ ∈ (t+ I) ∩ [0, T ] s.t (µ, t′)  ϕ1 implies
∃t′ ∈ (t+ I) ∩ [0, T ] s.t (µ, t′)  [ϕ1]LTL according to IH (Lt′(ϕ1) ⊆ Lt′([ϕ1]LTL)).
If ∃t′ ∈ (t+ I) ∩ [0, T ] s.t (µ, t′)  [ϕ1]LTL then
∃t′ ∈ [t, T ] s.t (µ, t′)  [ϕ1]LTL since t′ ∈ (t+ I) ∩ [0, T ] implies t′ ∈ [t, T ].
Moreover, (µ, t′)  [ϕ1]LTL implies that (µ, t)  3[ϕ1]LTL ≡ [3ϕ1]LTL.
As a result, ∀µ. (µ, t)  3Iϕ1 =⇒ (µ, t)  [3ϕ1]LTL so Lt(3Iϕ1) ⊆ Lt([3ϕ1]LTL).
If ϕ ∈ MITL(3) then Lt([ϕ]LTL) ⊆ Lt(ϕ) (immediate from set theory). Thus, for all timed traces µ, µ 6 [ϕ]LTL
implies that µ 6 ϕ.
Corollary 2: For any ϕ ∈ MITL(3), if [ϕ]LTL ∈ LTL(3) is unsatisfiable, then ϕ is unsatisfiable.
Theorem 6: For any formula ϕ ∈ MITL(2), and t ∈ [0, T ], we have Lt([ϕ]LTL) ⊆ Lt(ϕ), where Lt(ϕ) =
{µ|(µ, t)  ϕ}. In other words, ∀µ(µ, t)  [ϕ]LTL =⇒ (µ, t)  ϕ.
Proof: Similar to Theorem 5, we can apply structural induction for the proof of Theorem 6.
